<node id="674936">
  <nid>674936</nid>
  <type>event</type>
  <uid>
    <user id="28475"><![CDATA[28475]]></user>
  </uid>
  <created>1717015947</created>
  <changed>1717016055</changed>
  <title><![CDATA[Ph.D. Proposal Oral Exam - Ken Li]]></title>
  <body><![CDATA[<p><strong>Title:&nbsp; </strong><em>Digital-alike Analog-to-digital Converter Design and Their Automation</em></p><p><strong>Committee:&nbsp;</strong></p><p>Dr.&nbsp;Shaolan Li, Advisor&nbsp;&nbsp;</p><p>Dr. Sathe, Chair</p><p>Dr. Yu</p>]]></body>
  <field_summary_sentence>
    <item>
      <value><![CDATA[Digital-alike Analog-to-digital Converter Design and Their Automation]]></value>
    </item>
  </field_summary_sentence>
  <field_summary>
    <item>
      <value><![CDATA[<p>The objective of the proposed research is to explore digital-alike ADCs from the perspective of performance potential and automation potential. The first work presents an end-to-end automated VCO-based $\Delta \Sigma$ ADC generator. It exploits time-domain architectures so that the design can be generated on standard cell rather than transistor-level; thus, it speeds up and simplifies both the design phase and layout phase. Combined with an efficient knowledge-ML guided synthesis flow, it can translate input specifications to full system layout with reliable performance within minutes. This work also features a compact oscillator and system modeling method that facilitates light-resource accurate computation and network training. The generator is verified with 10 design cases in 65-nm and 28-nm processes, proving its capability of generating competitive design with good process portability. The second project introduces a high-precision third-order two-stage VCO-based ADC to investigate the potential of high-order VCO-based ADC. This design achieves enhanced resolution by extracting quantization noise from the first-stage VCO and directing it to the second-stage Time-to-Digital Converter (TDC). This innovative architecture not only addresses the non-linearity issues associated with VCO but also significantly reduces power consumption by employing a limited number of VCO stages. Additionally, the use of a gm-C as the first integrator contributes to substantial power savings. Moving forward, a fully synthesizable all-digital high-order VCO-based ADC will be designed.</p>]]></value>
    </item>
  </field_summary>
  <field_time>
    <item>
      <value><![CDATA[2024-06-06T14:30:00-04:00]]></value>
      <value2><![CDATA[2024-06-06T16:30:00-04:00]]></value2>
      <rrule><![CDATA[]]></rrule>
      <timezone><![CDATA[America/New_York]]></timezone>
    </item>
  </field_time>
  <field_fee>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_fee>
  <field_extras>
      </field_extras>
  <field_audience>
          <item>
        <value><![CDATA[Public]]></value>
      </item>
      </field_audience>
  <field_media>
      </field_media>
  <field_contact>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_contact>
  <field_location>
    <item>
      <value><![CDATA[Online]]></value>
    </item>
  </field_location>
  <field_sidebar>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_sidebar>
  <field_phone>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_phone>
  <field_url>
    <item>
      <url><![CDATA[]]></url>
      <title><![CDATA[]]></title>
            <attributes><![CDATA[]]></attributes>
    </item>
  </field_url>
  <field_email>
    <item>
      <email><![CDATA[]]></email>
    </item>
  </field_email>
  <field_boilerplate>
    <item>
      <nid><![CDATA[]]></nid>
    </item>
  </field_boilerplate>
  <links_related>
          <item>
        <url>https://teams.microsoft.com/l/meetup-join/19%3ameeting_YzU3MzQ3NTktNjcwNC00MGFjLWFmMDgtNjFiYzgxNGY1MDYw%40thread.v2/0?context=%7b%22Tid%22%3a%22482198bb-ae7b-4b25-8b7a-6d7f32faa083%22%2c%22Oid%22%3a%22e76190a6-076f-4d3d-b21a-a60b8521f0e7%22%7d</url>
        <link_title><![CDATA[Microsoft Teams Meeting link]]></link_title>
      </item>
      </links_related>
  <files>
      </files>
  <og_groups>
          <item>434371</item>
      </og_groups>
  <og_groups_both>
          <item><![CDATA[ECE Ph.D. Proposal Oral Exams]]></item>
      </og_groups_both>
  <field_categories>
          <item>
        <tid>1788</tid>
        <value><![CDATA[Other/Miscellaneous]]></value>
      </item>
      </field_categories>
  <field_keywords>
          <item>
        <tid>102851</tid>
        <value><![CDATA[Phd proposal]]></value>
      </item>
          <item>
        <tid>1808</tid>
        <value><![CDATA[graduate students]]></value>
      </item>
      </field_keywords>
  <field_userdata><![CDATA[]]></field_userdata>
</node>
