<node id="641607">
  <nid>641607</nid>
  <type>event</type>
  <uid>
    <user id="28475"><![CDATA[28475]]></user>
  </uid>
  <created>1606171895</created>
  <changed>1606171895</changed>
  <title><![CDATA[Ph.D. Proposal Oral Exam - Jun Yang Lei]]></title>
  <body><![CDATA[<p><strong>Title:&nbsp; </strong><em>Automatic Surrogate Model Synthesis and Debugging of Analog/RF Designs via Collaborative Stimulus Generation and Behavior Learning</em></p>

<p><strong>Committee:&nbsp; </strong></p>

<p>Dr. Chatterjee, Advisor&nbsp;&nbsp;</p>

<p>Dr. Shaolan Li, Chair</p>

<p>Dr. Davenport</p>

<p><strong>Abstract: </strong>The objective of the proposed research is to develop methodologies, support algorithms, test generation and model generation infrastructures for validation and diagnosis of RF, analog, and mixed-signal circuits. In this work a systematic approach for test generation and machine learningassisted model generation algorithms are presented. We show by exhaustive simulations, accurate behavioral model across input stimuli for different circuit examples can be synthesized with very fast simulation time compared to the respective transistor-level implementation. A behavior prediction algorithm also demonstrated the ability to quickly predict accurate process variation circuit performances without actually simulating transistor-level designs. Finally, a diagnosis algorithm that can detect and localize circuit error occurring during the manufacturing or design phases is presented. Results on voltage regulator, amplifier, and RF receiver are presented.</p>
]]></body>
  <field_summary_sentence>
    <item>
      <value><![CDATA[Automatic Surrogate Model Synthesis and Debugging of Analog/RF Designs via Collaborative Stimulus Generation and Behavior Learning]]></value>
    </item>
  </field_summary_sentence>
  <field_summary>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_summary>
  <field_time>
    <item>
      <value><![CDATA[2020-12-09T14:00:00-05:00]]></value>
      <value2><![CDATA[2020-12-09T16:00:00-05:00]]></value2>
      <rrule><![CDATA[]]></rrule>
      <timezone><![CDATA[America/New_York]]></timezone>
    </item>
  </field_time>
  <field_fee>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_fee>
  <field_extras>
      </field_extras>
  <field_audience>
          <item>
        <value><![CDATA[Public]]></value>
      </item>
      </field_audience>
  <field_media>
      </field_media>
  <field_contact>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_contact>
  <field_location>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_location>
  <field_sidebar>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_sidebar>
  <field_phone>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_phone>
  <field_url>
    <item>
      <url><![CDATA[]]></url>
      <title><![CDATA[]]></title>
            <attributes><![CDATA[]]></attributes>
    </item>
  </field_url>
  <field_email>
    <item>
      <email><![CDATA[]]></email>
    </item>
  </field_email>
  <field_boilerplate>
    <item>
      <nid><![CDATA[]]></nid>
    </item>
  </field_boilerplate>
  <links_related>
      </links_related>
  <files>
      </files>
  <og_groups>
          <item>434371</item>
      </og_groups>
  <og_groups_both>
          <item><![CDATA[ECE Ph.D. Proposal Oral Exams]]></item>
      </og_groups_both>
  <field_categories>
          <item>
        <tid>1788</tid>
        <value><![CDATA[Other/Miscellaneous]]></value>
      </item>
      </field_categories>
  <field_keywords>
          <item>
        <tid>102851</tid>
        <value><![CDATA[Phd proposal]]></value>
      </item>
          <item>
        <tid>1808</tid>
        <value><![CDATA[graduate students]]></value>
      </item>
      </field_keywords>
  <field_userdata><![CDATA[]]></field_userdata>
</node>
